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ABSTRACT: Fully printed thin film transistors (TFT) based on poly(9,9-di-n-dodecylfluorene) (PFDD) wrapped semiconducting single walled carbon nanotube (SWCNT) channels are fabricated by a practical route that combines roll-to-roll (R2R) gravure and ink jet printing. SWCNT network density is easily controlled via ink formulation (concentration and polymer:CNT ratio) and jetting conditions (droplet size, drop spacing, and number of printed layers). Optimum inkjet printing conditions are established on Si/SiO 2 in which an ink consisting of 6:1 PFDD:SWCNT ratio with 50 mg L −1 SWCNT concentration printed at a drop spacing of 20 μm results in TFTs with mobilities of ∼25 cm 2 V −1 s −1 and on-/offcurrent ratios > 10 5 . These conditions yield excellent network uniformity and are used in a fully additive process to fabricate fully printed TFTs on PET substrates with mobility values > 5 cm 2 V −1 s −1 (R2R printed gate electrode and dielectric; inkjet printed channel and source/drain electrodes). An inkjet printed encapsulation layer completes the TFT process (fabricated in bottom gate, top contact TFT configuration) and provides mobilities > 1 cm 2 V −1 s −1 with good operational stability, based on the performance of an inverter circuit. An array of 20 TFTs shows that most have less than 10% variability in terms of threshold voltage, transconductance, on-current, and subthreshold swing. KEYWORDS: fully printed, thin film transistor, enriched semiconducting carbon nanotube ink, SWCNT ink formulation, roll-to-roll
INTRODUCTION
Printed electronics has garnered significant attention in recent years as a result of its potential to enable low-cost, highthroughput manufacturing of flexible electronics on plastic substrates for applications such as flexible displays, logic circuits, sensors, oscillators, and radio frequency identification (RFID) tags. 1−3 Realization of these applications requires selection of materials and optimization of printing processes for the fabrication of fully printed thin film transistors (TFTs) with good stability and uniformity of threshold voltage (V th ). 4 Careful selection of semiconducting material such that it provides robust performance via printing will therefore be a key step to provide well-behaved fully printed TFTs. Among many printable semiconducting inks, semiconducting single walled carbon nanotubes (SWCNTs) have attracted the attention of the printed electronics community as a promising printable channel material due to their robustness, flexibility, and high intrinsic carrier mobility. 5−8 Initial attempts at printing SWCNT channels utilized solutions containing a mixture of semiconducting and metallic SWCNTs. 9−11 The presence of metallic SWCNTs in networks formed from these solutions resulted in conducting paths that could not be turned off with gate voltage, limiting the on/off ratio of TFTs formed from these inks. Okimoto et al. circumvented this limitation by controlling the network density below the percolation threshold for the metallic SWCNTs; 11 however, the sparse networks required to maintain high on/off ratios (>10 3 ) limited the driving currents in these devices. Availability of highly enriched semiconducting SWCNT dispersions has dramatically improved driving currents while maintaining high on/off ratios of TFTs based on solution processed SWCNT networks. For example, the separation of metallic and semiconducting SWCNTs via density gradient ultracentrifugation 12, 13 facilitated the demonstration of fully printed SWCNT TFTs with on/off ratios ranging from 10 4 to 10 , and on-currents sufficient to drive an OLED pixel. 14 Further advances in SWCNT separation have made possible the production of SWCNT dispersions with greater than 99% semiconducting purity via a variety of methods. 15−23 Recently, a polymer separation method based on poly(9,9-di-n-dodecylfluorene) (PFDD) was demonstrated to be an effective and efficient method for producing samples of >99.9% semiconducting dispersions. 19, 23 Many impressive demonstrations implementing enriched semiconducting SWCNT materials as a channel in transistor and circuit applications have used vacuum filtration and transfer 24−26 or solution casting 20,27−32 to deposit the SWCNT network. These methods, however, require additional steps such as photolithography or ozone plasma etching to pattern the channel material. Alternatively, direct printing of the SWCNT channel has been demonstrated by a variety of techniques including inkjet 14,33−36 and aerosol. 21,37−40 Device fabrication has been completed by vacuum deposition of gate dielectric and/or source/drain electrodes in some cases and fully printed TFT material layers in others. 14, 34, 35 Furthermore, examples of fully printed SWCNT-based TFTs employing rollto-roll (R2R) printing are rare 4, 41, 42 and have yet to be demonstrated with semiconducting-enriched SWCNT with a printed encapsulation layer to provide environmental stability. Herein, the efficacy of a hybrid printing system comprising R2R gravure and inkjet is examined in order to practically produce SWCNT-based fully printed TFTs with encapsulation to avoid environmental sensitivity of the SWCNT channel. The intrinsic difficulty associated with formulating enriched SWCNT semiconductor for gravure printing (high viscosity > 100 cP) led us to select inkjet printing that requires less than 10 cP. As a result, the relationship between jetting conditions of PFDD/SWCNT-based inks for inkjet printing of TFT channels on Si/SiO 2 test chips and the resulting electrical characteristics of printed TFTs was first investigated. Building on this knowledge, an all additive manufacturing approach incorporating hybrid R2R gravure and inkjet printing processes was studied to fabricate fully printed TFTs. This hybrid process incorporates R2R gravure to print the gate electrodes and dielectric and then an inkjet process to print the PFDD/ SWCNT channel, source/drain electrodes, and an encapsulation layer. A potential all additive manufacturing method is shown in Scheme 1, in which R2R gravure and inkjet processes Scheme 1. Schematic of an Integrated R2R Gravure/Inkjet Printing System for Fully Printed SWCNT TFTs on Plastic Foil a a In the current work described herein, only the gate and dielectric were R2R printed, whereas the channel, S/D electrodes, and encapsulant were inkjet printed in batch mode. are combined within one fully integrated printing system to fabricate fully printed thin film transistors complete with encapsulation to provide device stability. , 3:1), the printing waveform and cartridge settings were modified to produce stable jetting of 10 pL drops ( Figure  1) , with each drop of ink traveling at 5 m s −1 . As the concentration increased, clogging of the nozzles became more frequent, resulting in drops being ejected from the print head at spurious angles, limiting pattern fidelity. At SWCNT concentrations > 100 mg L −1 jetting performance was too poor to produce an acceptable transistor channel; therefore, the printing studies were limited to inks that could be reliably jetted.
RESULTS AND DISCUSSION
Similar to the findings of Cui and co-workers, 39 surface modification using oxygen plasma to alter the wetting of SWNT droplets on the SiO 2 was found to be critical to achieve good print resolution and SWCNT adhesion. Plasma treatment was found to consistently produce a uniform surface, which led to good wetting of the SWCNT ink ( Figure 2 ).
Effect of Layering.
Initially the lowest concentration SWCNT ink (10 mg L −1 , 3:1) was inkjet printed onto silicon test chips using 20 μm drop spacing. While functioning transistors were obtained, the on-current densities and mobilities obtained were considerably lower than those observed for soaking using similar PFDD/SWCNT solutions. 19 Transistors with channel lengths of 20 μm resulted in an average hole mobility of less than 10 cm 2 V −1 s −1 with on/off ratios of ∼10 6 . Adding additional layers was found to increase the mobility and on-currents without decreasing the on/off ratio (Supporting Information Figure S1 ). This layering process results in a dense uniform network spanning the source and drain ( Figure S2 ). Typical device performance from a test chip with four layers of the low-concentration SWCNT ink was measured ( Figure 3) . Transfer curves show all 16 devices on the chip are functional (Figure 3a) . Devices with 2.5 μm channel lengths exhibit a limited on/off ratio of ∼10 3 likely due to metallic percolating paths between source and drain. Although the SWCNTs used have very low content of metallic tubes, the high density of tubes in these networks, short channel length, and large device width (2 mm) all lead to an increased probability of a metallic path between the source and drain. Based on a percolation model, an estimated network density of 100 tubes/μm 2 and a nanotube length of 1.2 μm, a single metallic path is probable for a metallic tube fraction of 0.02%, consistent with previous estimates of SWCNT purity in these samples. 43 For longer channel lengths, the TFTs exhibit on/off ratios of ∼10
6
. These devices also show the appearance of a weak n-channel for positive gate voltages. This weak ambipolar behavior with a dominant p-channel is characteristic of SWCNT TFTs measured in ambient on hydrophilic substrates such as SiO 2 due to the effect of the water−oxygen redox couple. 44 The output characteristics for a 20 μm device indicate current densities of 2 mA mm −1 are achieved in saturation (Figure 3b ).
Channel length dependence of the mobility and on-state resistance of the inkjet printed SWCNT TFTs were also evaluated (Figure 3c,d ). Lower effective mobilities were obtained for the shorter channel lengths with the mobility increasing to >20 cm 2 V −1 s −1 for 20 μm channels. When the on-state resistance of the channel is plotted as a function of the channel length (Figure 3d ), the slope of the linear fit to this data set yields the channel resistance per micrometer (67 Ω μm
) while the y-intercept corresponds to 2R c , where R c is the contact resistance (48 Ω). 45 Normalizing the resistance to the width of the contacts yields 96 kΩ·μm, which is consistent with literature results for SWCNT network TFTs. 28, 46 This analysis indicates that the contact resistance plays a significant role in limiting the performance for shorter channel devices L <10μm while being less important for longer channels; thus, 20 μm channel length devices were used going forward. These results indicate that it is possible to improve TFT performance by adding additional layers of SWCNT ink onto the substrate; however, eight consecutive prints of SWCNT ink (10 mg L −1 ) deposited enough solvent on the SiO 2 surface to exceed the surface tension of the pattern edge. As a result, pattern fidelity could only be marginally maintained ( Figure S3 ) and printing of additional layers (beyond eight) was not beneficial because pattern resolution was lost.
2.2. Effect of Drop Spacing and Concentration. While the layering results showed that it is possible to obtain good performance by using several passes with a low SWCNT concentration ink, printing of multiple layers is not the preferred route if one intends to integrate with a R2R gravure system and may lead to resolution and registration issues. As a result, printing with higher concentration inks (50 and 93 mg L −1 ; SWCNT:PFDD ratio of 1:1) was investigated to determine if good TFT performance could be obtained in a single pass, further improving the efficiency of the process and making it more compatible with a continuous process such as roll-to-roll printing. Furthermore, as smaller spacing between successive drops results in more material deposited in a given area, varying drop spacing is a convenient way to explore the effects of ink volume per unit area on print quality and TFT performance using a single pass. TFT performance was measured as a function of drop spacing using two highconcentration inks ( Figure 4) . Each of the points represents an average over the four 20 μm channel length devices on a single chip. Devices printed with the 93 mg L −1 ink at a drop spacing ≤ 20 μm exhibit mobilities of ∼30 cm 2 V −1 s −1 , and on-state current densities greater than 0.75 mA mm −1 (at V ds = −1 V), indicating excellent TFT performance can be obtained in a single pass. Smaller drop spacing (larger SWCNT volumes) resulted in the highest on-currents but also larger off-currents, leading to on/off ratios < 10 3 . The limited on/off ratios at smaller drop spacing likely reflects the contribution of the very low fraction of residual metallic tubes (0.02%) in these highdensity networks (vide supra). For drop spacings above 20 μm the off-current decreased below 10 −7 A, leading to on/off ratios >1 0 4 . The mobility also decreased at higher drop spacing where the amount of SWCNTs deposited on the surface was reduced. The 20 μm drop spacing is seen to be optimal to maximize mobility and on/off ratio for the 93 mg L −1 ink (Figure 4) . Similar behavior was observed using the 50 mg L −1 ink (only drop spacing less than 25 μm was explored for this ink). Overall the differences between the two concentrations are small, despite almost doubling the concentration of SWCNTs within the ink and hence the material deposited. SEM images of these devices revealed networks whose density was too high (>100 tubes μm −2 ) to be estimated by counting. Raman microscopy was used to obtain information on relative network densities on these surfaces ( Figure S4 ). The amount of SWCNTs on the surface after rinsing increased with the amount of material deposited, saturating at smaller drop spacing (<15 μm for the 93 mg L −1 ink). Saturation for large amounts of material deposited indicates that the SWCNT network density after rinsing is self-limiting. More significantly, comparison of the Raman and electrical data indicates that the mobility and oncurrents reach a plateau before the amount of SWCNTs on the surface saturates. For example, devices printed at a 20 μm drop spacing with the two different ink concentrations exhibit rather similar mobility and on-currents even though the SWCNT network density is roughly twice as high for the higher concentration ink. This result implies that in this range the mobility and on-currents reach a saturation point, and additional tubes do not contribute to the electrical transport. Raman was also used to determine that 35−55% of the deposited tubes remain on the surface after rinsing ( Figure S4 ). This data set also indicates the SWCNT density is considerably more uniform after rinsing based on reduced variability in the Raman signal.
Hence, similar TFT performance is obtained for both the 50 and 93 mg L −1 inks using a single layer of ink (Figure 4) , particularly in the range of optimal drop spacing (20−25 μm). However, in addition to electrical performance, jetting reliability is also an important factor to consider when choosing an ink formulation. The less concentrated (50 mg L −1 ) ink was found to jet more consistently, making it the more reliable ink and therefore the choice for further investigation.
2.3. Effect of PFDD:SWCNT Ratio. To examine the effect of PFDD to SWCNT ratio on TFT performance, channels were printed using the 50 mg L −1 SWCNT ink with PFDD:SWCNT ratios of 1:1, 3:1, 6:1, and 8:1. As the polymer to nanotube ratio was increased, improved jetting was realized. The resulting TFT performance was measured ( Figure 5 , with no clear trend with drop spacing or polymer ratio. Similarly there was little variation in the on-current. In contrast, significant differences are observed in the off-currents. As the amount of PFDD is increased from 1:1 to 3:1 to 6:1, there is a steady decrease in the off-current regardless of drop spacing. The origin of this effect requires further investigation, but the results may suggest the higher polymer ratio inks (up to 6:1) lead to less bundling in the resulting SWCNT networks. Increasing the polymer ratio to 8:1 yields no further benefit, in fact the off-current increased relative to the 6:1 data.
On the basis of the results discussed above, the optimal PFDD to SWCNT ratio was determined to be 6:1. The optimal PFDD/SWCNT ink formulation (50 mg L 47 via R2R printing were inkjet printed using the optimal SWCNT ink and deposition conditions on SiO 2 /Si substrates (50 mg L −1 , PFDD:SWCNT ratio of 6:1 at a drop spacing of 20 μm). The TFTs were then completed by inkjet printing source/drain contacts using silver nanoparticle ink. Device performance characteristics serve as a basis for comparison with fully printed devices (vide infra) having comparable channel lengths ( Figure  6 ). From the transfer curve, the on/off ratio is estimated to be >2 × 10 5 with a subthreshold swing of 1.9 V decade . The output characteristics show on-currents of ∼0.37 mA mm −1 in saturation at V g = −10 V. This device performance compares favorably with that obtained on the shorter channel devices discussed above and establishes that the increased channel length and printed top contacts are not factors that limit the TFT performance on SiO 2 /Si.
2.5. Fully Printed SWCNT Flexible Transistors. Building on the optimal SWCNT ink formulation and printing process, fully printed transistors on flexible plastic substrates were manufactured exclusively using additive manufacturing, specifically combining inkjet printing with R2R gravure printing. A flexible polyethylene terephthalate (PET) substrate had silver gate electrodes and high-k BaTiO 3 dielectric layers consecutively printed via a R2R gravure printing process. 29 The printed stack was subjected to argon plasma followed by inkjet printing of 50 mg L −1 SWCNT ink (6:1 PFDD:SWCNT ratio). After printing, the substrates were heated to improve SWCNT adhesion, followed by rinsing and baking. To complete the TFTs, silver source/drain contacts were inkjet printed and photosintered, defining a channel of 1000 μm × 150 μm. It is important to note the stability of the SWCNT network to highintensity pulsed UV radiation used to sinter the silver nanoparticle inks.
Transfer and output characteristics of the resulting TFTs were measured (Figure 7) . From the transfer curve the on/off ratio was determined to be ∼7 × 10 4 with a subthreshold swing of 1.8 V decade . Linear fits to the transfer curve yield a transconductance of 0.26 μSV −1 and a threshold voltage of −2.5 V. Using the measured average thickness of the dielectric (2.3 μm) and the quoted dielectric constant (k = 17), 29 yields a calculated capacitance of 6.5 nF cm . The output characteristics show on-currents of ∼0.1 mA mm −1 in saturation. Although the fully printed devices are an order of magnitude lower mobility than those on Si/SiO 2 , the device performance compares favorably with that obtained previously from top gated devices involving SWCNT channels combined with the sheet-to-sheet gravure printed dielectric and electrode layers. In that case, aqueous dispersions of SWCNTs were used to produce SWCNT networks onto polylysine coated PET via soaking, followed by printing of the source/drain, dielectric, and gate electrode layers. In that study, the average mobility of 66 TFTs was reported as 4.3 ± 1.6 cm 2 V −1 s −1 with an average on/off ratio of 3.5 × 10 4 and a threshold voltage of −2.3 ± 1.2 V. 29 The distinguishing feature when compared to the present work is herein the channel that was spatially defined by inkjet printing, thus enabling a fully additive process. Furthermore, consistent performance is achieved via a single pass to print the channel, providing an efficient process without loss of performance. Further comparing these additive manufactured TFTs to fully gravure printed TFTs using unsorted SWCNTs as the channel material, an order of magnitude improvement in mobility was achieved. 42 One possible explanation for the reduced mobility on the fully printed devices (compared with those on SiO 2 ) is a lower SWCNT network density. This hypothesis was tested by Raman microscopy, using the intensity of SWCNT features to estimate the tube density on the surface, as was done for the devices on SiO 2 . Based on the ink concentration, drop volume, and spacing, the amount of SWCNTs deposited onto the flexible printed stack was estimated to be ∼2000 μm −2
. After rinsing with toluene, 60−85% of SWCNTs remain on the surface ( Figure S5 ) indicating the network density in these devices is quite high. SEM images in the channel region of these fully printed devices ( Figure S6 ) also indicate a high density of SWCNTs. These measurements indicate that the network density of these devices is comparable (perhaps slightly greater than) to that on SiO 2 , so other factors such as surface roughness and nonuniform network morphology are needed to account for the lower mobility. In fact, the large surface roughness (∼10 nm) of the printed BTO dielectric likely plays a significant role in charge trap formation. 3, 4, 47 SWCNT TFTs have been shown to be highly sensitive to their surrounding environment with a chemical redox reaction involving adsorbed water leading to hysteresis and threshold voltage shifts in the transfer characteristics. 44, 48 Thus, fabrication of TFTs that can serve as building blocks for printable circuits will require a strategy for encapsulation to minimize these effects. Recently, it has been demonstrated that a commercially available solution processable PVP/PMSSQbased dielectric (xdi-d1.2) can be used to encapsulate SWCNT TFTs resulting in hysteresis-free operation and devices that are "off" in the absence of gate bias (i.e. enhancement mode operation). 49 This motivated the encapsulation of the fully printed flexible devices via inkjet printing several layers of PVP/ PMSSQ. Printing the dielectric as an encapsulation layer on-top of the completed TFT has the beneficial effects of lowering the off-currents and stabilizing the transfer characteristics ( Figure  8 ). Monitoring these devices for an extended period of time revealed that the transfer curves remain largely unchanged for almost 1 month, and show only slight changes (apart from a significant increase in off-current) after almost 3 months storage under ambient conditions. In contrast, the TFTs that are left bare and exposed to the same ambient conditions and time period exhibit increased currents but also threshold voltages shifting to positive voltage and an increase in the subthreshold slope. The encapsulated devices also exhibit minimal hysteresis (<0.2 V) for voltage sweeps of ±10 V.
The increased stability and improved on/off ratio due to encapsulation by the dielectric comes at the cost of current and mobility (transconductance decrease of ∼2−3 times). For example, a device prior to encapsulation had transconductance of 128 nS V −1 , whereas after encapsulation it decreased to 41 nS V −1 (Figure 8 ). This decrease likely reflects a combination of some disruption of the SWCNT network as well as exclusion of ambient water which acts to enhance the p-channel conduction. 44 Minimal variation of less than 10% of the transconductance and threshold voltage was observed after 26 days; however, the off-current increased by an order of (Figure S8 ), strongly suggesting that penetration of ambient species through the encapsulation layer are responsible for the observed shifts over time.
Evaluating the suitability of a process to encapsulate printed SWCNT TFTs that are intended to be used as building blocks for logic circuits requires some assessment of the device to device variation and the stability of output signals. One method of assessing stability is by monitoring the output of a printed inverter circuit in response to digital ("0" and "1") input signals. 4, 42, 50 Variation will dictate the complexity of a circuit that can be realized with the present process technology and determine the suitability of printed TFTs in the target application. 4, 42, 50 Transfer curves from 20 encapsulated fully printed devices along a row show minimal variation ( Figure  9a ). The fully printed encapsulated device was used to construct an inverter (Figure 9b −1 s −1 using the estimated capacitance of 6.5 nF cm −2 . Recently, Monte Carlo simulations have shown that functional circuits with reasonable complexity, such as a full adder, can be printed with 76% yield when threshold voltage variation is limited to less than 30%. 42 These results strongly indicate that the process reported here can be used to construct practical devices including logic circuits with improved mobility and oncurrents and can further expand the application space in printed electronics. 4, 50 
CONCLUSIONS
In this work the optimal ink formulation and processes for inkjet printing were identified for dispersions of SWCNTs produced by a hybrid extraction/adsorption process 23 using a polyfluorene derivative (PFDD). The effects of SWCNT concentration, the volume of ink deposited, and the ratio of PFDD to SWCNT on TFT performance obtained on rigid Si/ SiO 2 -based test chips have been examined. Inks formulated at a SWCNT concentration of 50 mg L −1 and a PFDD to SWCNT ratio of 6:1 were found to be optimal in terms of maximizing both device performance and jetting reliability. TFTs with inkjet printed PFDD/SWCNT channels on SiO 2 are demonstrated to exhibit effective mobilities of ∼30 cm 23 The optimal ink formulation and printing process developed on these test chips has then been applied to the fully additive fabrication of all-printed TFTs on a flexible PET substrate utilizing R2R gravure and inkjet printing. These fully printed devices show mobilities of up to 6 cm 2 V −1 s important practical step forward in the development of fully additive processes for the realization of all-printed flexible TFTs based on semiconducting SWCNT channels.
EXPERIMENTAL SECTION
4.1. Materials. Semiconducting enriched SWCNTs dispersed with poly(9,9-di-n-dodecylfluorene) (PFDD) 23 were purchased from Raymor NanoIntegris (IsoSol-S100 powder, PFDD:SWCNT weight ratio of 1:1). Additional PFDD used to formulate inks with various PFDD:SWCNT ratios was synthesized as described previously. 19 For inkjet printing, poly(vinylphenol) (PVP; dielectric constant, κ = 4.0) based dielectric/encapsulant ink, with low surface tension additive poly(methyl silsesquioxane) (PVP/PMSSQ), was purchased from Xerox Research Center Canada (product name, xdi-d1.2). PVP/ PMSSQ was formulated as an encapsulation ink for inkjet printing using butanol. Silver nanoparticle ink (ANP DGP-HRA) for source/ drain electrodes was purchased from Advanced Nano Products (ANP). Highly p-doped Si wafer with thermally grown 100 nm of SiO 2 was purchased from SQI and used as a substrate for the feasibility study of long channel devices with inkjet printed silver source/drain electrodes. For R2R gravure printing, high-k BaTiO 3 -based dielectric ink (PD-100) was purchased from PARU Co. Korea and silver nanoparticle ink (PG-007) was purchased from PARU. Silicon-based test chips prepatterned with arrays of 16 transistors (channel width = 2 mm; channel lengths, L = 2.5, 5, 10, and 20 μm) consisting of 30 nm thick interdigitated Au source/drain electrodes over 90 nm thermally grown SiO 2 were purchased from Fraunhofer IPMS. Poly(ethylene terephthalate) (PET) film roll (100 μm thick by 250 mm wide) was purchased from SKC, Korea. All other reagents and solvents were purchased from Sigma-Aldrich and used as received. Sonication was performed using a Branson 8891 sonicating bath equipped with an auxiliary pan. Plasma cleaning was performed using Yield Engineering Systems G-500. A Fujifilm Dimatix DMP-2831 inkjet printer equipped with a 10 pL print head was used for inkjet deposition. Photonic sintering was performed using a Xenon Sinteron S2000.
4.2. SWCNT Ink Preparation. A 20 mL scintillation vial was charged with 4.0 mg of IsoSol-S100 powder and 18 mL of toluene. The solution was sonicated for 30 min. The resulting dark solution (96 mg L −1 SWCNT) was then diluted with toluene to achieve the desired concentration. The polymer ratio was modified by adding an appropriate mass of PFDD to the desired concentration of SWCNT solution. For example, 1.0 mg of PFDD was added to 3 mL of a 50 mg L −1 SWCNT solution with a PFDD:SWCNT ratio of 1:1 to obtain a solution with a polymer ratio of 8:1. The concentration and polymer ratio were confirmed using absorption spectroscopy. 19 
SWCNT Transistor Preparation on Test Chips.
Each silicon-based test chip was rinsed with acetone to remove the protective photoresist layer, then rinsed with isopropanol and deionized water, and subsequently dried under a stream of N 2 gas. The chip was plasma cleaned for 2.5 min at 400 W, with 50 cm 3 (STP) min −1 oxygen flow rate. The chip was then rotated 90°and repositioned for an additional 2.5 min of plasma cleaning under the same conditions. Cleaned chips were immediately placed in the inkjet printer with the platen at 28°C. SWCNT ink was deposited by inkjet printing using an optimized print waveform at the selected drop spacing in a 400 μm × 1200 μm rectangular pattern to cover the desired active channel area between and overlapping the source/drain electrodes. Finally, after the ink was dry, the chip was rinsed under a stream of toluene for 40 s, dried under a stream of nitrogen, and baked for 10 min at 150°C to complete the device processing. For multiple layer prints, the silicon chips were only rinsed and baked after all layers had been printed.
4.4. SWCNT Transistor Preparation on SiO 2 Wafers. Each silicon wafer (100 nm SiO 2 ) was rinsed with isopropanol and subsequently dried under a stream of N 2 gas. The wafer was placed onto a 50°C platen within the printer and alignment marks were deposited onto the surface by inkjet printing silver ink with 40 μm drop spacing. Subsequently, the wafer was placed onto a hot plate at 75°C for 15 min to dry the ink before curing the ink at 140°C for 30 min in an oven. The wafer was then plasma cleaned for 2.5 min at 400 W, with 50 cm 3 (STP) min −1 oxygen, rotated 90°and repositioned for a subsequent 2.5 min of plasma cleaning. Cleaned wafers were immediately placed in the inkjet printer with the platen at 28°C. SWCNT ink was deposited by inkjet printing using an optimized print waveform at 20 μm drop spacing in a 125 μm × 200 μm rectangular pattern to prepare the active channel area. Following printing and the ink drying, the wafer was rinsed under a stream of toluene for 40 s, dried under a stream of nitrogen, and baked for 15 min at 150°Ct o complete the device processing. Silver source/drain contacts were inkjet printed at 25 μm drop spacing and at 28°C and dried on a hot plate at 75°C for 15 min followed by curing at 140°C for 20 min.
4.5. Characterization of SWCNT Transistor on SiO 2 . After processing, TFT performance was measured on a probe station in ambient conditions, using the back of the highly doped n-type silicon substrate as a common bottom gate electrode for all TFTs on a test chip. Keithley 2400 source-measure units were used to measure transfer and output characteristics of the TFTs. Field effect mobilities were extracted from measured transfer characteristics in the linear region (V ds = −1 V) using the parallel plate model for the capacitance (C ox =3 8n Fc m −2 ). Use of this model for the capacitance likely underestimates the actual mobility as it overestimates the capacitance; 51 however it does not require an accurate estimate of the SWCNT network density.
4.6. Fully Printed and Encapsulated SWCNT Transistor Preparation Combining Inkjet and R2R Gravure Printing. Using the previously reported R2R gravure printing process 29 silver gate electrode and BaTiO 3 composite dielectric layers were printed on a PET substrate. The gravure printed PET film was subsequently plasma treated for 5 min at 100 W, 50 cm 3 (STP) min −1 of argon followed by inkjet printing at 15 μm drop spacing the 50 mg L SWCNT ink (6:1 PFDD:SWCNT ratio) as the channel material at 28°C
. After printing, the substrates were heated on a hot plate at 75°C for 15 min, rinsed with toluene, and baked at 140°C for 10 min. Silver source/drain contacts were inkjet printed at 25 μm drop spacing and at 28°C, dried on a hot plate at 80°C for 10 min followed by photonic sintering with a 0.5 ms pulse width at 2.4 kV. Encapsulated devices were obtained by inkjet printing the PVP/PMSSQ encapsulant onto the exposed channel at a 20 μm drop spacing and at 28°C.
